
FIG. 1






	FIG. 3			
	ADDRESS	READ	WRITE	
	0	Register R0R7	Register R0R7	138
118 —	11	Program Counter	Program Counter	136
120	2	Condition Code	Condition Code	134
122	3	Break Point	Stop	132
124	4	Wait	SCU Access Pointer	112
126	5	Semaphore Vector	Up Vector	109
128 —	6	RESERVED	Down Vector	110
	7	Time	Master Clock Control Register	44
	$\overline{}$			
	130			




FIG. 5




FIG. 6

		RESOURCE	SAGE - Pr	cessor Logic	or System	Memory		,		
PIPELINE	E STAGE Description	Instruction Fetch Logic	ROM or 2 Port Main RAM	Instruction Decode Logic	Register RAM (3 port)	Address Mode Logic	ALU	Peripheral Adaptor Logic	Branch /Wait Logic	Register Write Logic
Stage #	Instruction				<del> </del>	<del>                                     </del>	<del> </del>		<u> </u>	1
0	Fetch	Used	Read							
1	Instruction Decode	/		Used						
2	Register Reads				Read				<u> </u>	L
3	Address Modes					Used				
4	ALU Operation			/			Used			
5	Memory or I/O Cycle		Read or Write					Read or Write		
6	Branch/Wait								Used	
7	Register Write				Write	<u> </u>	<u></u>		<u> </u>	Used
	58			56	•					





FIG. 7

	114	116	
15	5	2 0	
Un sed	Thr ad	Reg ster #	

FIG.8

add 2's complement add register, immediate register, immediate	
bc conditional branch pC relative immediate bis bit set immediate bix bit change immediate bra unconditional branch pC relative inp read input port immediate ior bitwise inclusive or register, immediate jsr jump to subroutine ld load from RAM base displacement, a mov move immediate outp write output port output port rol bitwise rotate left register, immediate st store to RAM base displacement, a sub 2's complement subtract register thrd get thread number register, immediate register, immediate register register, immediate register register, immediate register, immediate register, immediate register register, immediate	absolut

FIG. 9

140	142	143	_
Address Mode	Description	1-Word	2-Word
register	Rn	yes	no
register indirect	*Rn	yes	no
base displacement	*(Rn+K)	yes	yes
PC relative	*(PC+K)	yes	yes
absolute	*K	no	yes
immediate	K	some	some